CMOS: Working, Construction and Applications

CMOS Working Principle and Applications

The term CMOS stands for “Complementary Metal Oxide Semiconductor”. CMOS technology is one of the most popular technology in the computer chip design industry and broadly used today to form integrated circuits in numerous and varied applications. Today’s computer memories, CPUs and cell phones make use of this technology due to several key advantages. This technology makes use of both P channel and N channel semiconductor devices.

One of the most popular MOSFET technologies available today is the Complementary MOS or CMOS technology. This is the dominant semiconductor technology for microprocessors, microcontroller chips, memories like RAM, ROM, EEPROM and application specific integrated circuits (ASICs).

CMOS (Complementary Metal Oxide Semiconductor)

The main advantage of CMOS over NMOS and BIPOLAR technology is the much smaller power dissipation. Unlike NMOS or BIPOLAR circuits, a Complementary MOS circuit has almost no static power dissipation. Power is only dissipated in case the circuit actually switches. This allows integrating more CMOS gates on an IC than in NMOS or bipolar technology, resulting in much better performance. Complementary Metal Oxide Semiconductor transistor consists of P-channel MOS (PMOS) and N-channel MOS (NMOS). Please refer the link to know more about the fabrication process of CMOS transistor.

NMOS

NMOS is built on a p-type substrate with n-type source and drain diffused on it. In NMOS, the majority carriers are electrons. When a high voltage is applied to the gate, the NMOS will conduct. Similarly, when a low voltage is applied to the gate, NMOS will not conduct. NMOS are considered to be faster than PMOS, since the carriers in NMOS, which are electrons, travel twice as fast as the holes.
**CMOS: Working, Construction and Applications**

**NMOS Transistor**

**PMOS**

P-channel MOSFET consists P-type Source and Drain diffused on an N-type substrate. Majority carriers are holes. When a high voltage is applied to the gate, the PMOS will not conduct. When a low voltage is applied to the gate, the PMOS will conduct. The PMOS devices are more immune to noise than NMOS devices.

**CMOS Working Principle**

In CMOS technology, both N-type and P-type transistors are used to design logic functions. The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type. This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.

In CMOS logic gates a collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail (Vss or quite often ground). Instead of the load resistor of NMOS logic gates, CMOS logic gates have a collection of p-type MOSFETs in a pull-up network between the output and the higher-voltage rail (often named Vdd).

Thus, if both a p-type and n-type transistor have their gates connected to the same input, the p-type MOSFET will be ON when the n-type MOSFET is OFF, and vice-versa. The networks are arranged such that one is ON and the other OFF for any input pattern as shown in the figure below.
CMOS: Working, Construction and Applications

CMOS Logic Gate using Pull-Up and Pull-Down Networks

CMOS offers relatively high speed, low power dissipation, high noise margins in both states, and will operate over a wide range of source and input voltages (provided the source voltage is fixed). Furthermore, for the better understanding of the Complementary Metal Oxide Semiconductor working principle, we need to discuss in brief about CMOS logic gates as explained below.

CMOS Inverter

The inverter circuit as shown in the figure below. It consists of PMOS and NMOS FET. The input A serves as the gate voltage for both transistors.

The NMOS transistor has an input from Vss (ground) and PMOS transistor has an input from Vdd. The terminal Y is output. When a high voltage (~ Vdd) is given at input terminal (A) of the inverter, the PMOS becomes open circuit and NMOS switched OFF so the output will be pulled down to Vss. When a low-level voltage (<Vdd, ~0v) applied to the inverter, the NMOS switched OFF and PMOS switched ON. So the output becomes Vdd or the circuit is pulled up to Vdd.
CMOS: Working, Construction and Applications

<table>
<thead>
<tr>
<th>INPUT</th>
<th>LOGIC INPUT</th>
<th>OUTPUT</th>
<th>LOGIC OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 v</td>
<td>0</td>
<td>Vdd</td>
<td>1</td>
</tr>
<tr>
<td>Vdd</td>
<td>1</td>
<td>0 v</td>
<td>0</td>
</tr>
</tbody>
</table>

CMOS NAND Gate

The below figure shows a 2-input Complementary MOS NAND gate. It consists of two series NMOS transistors between Y and Ground and two parallel PMOS transistors between Y and VDD.

CMOS NAND Gate

If either input A or B is logic 0, at least one of the NMOS transistors will be OFF, breaking the path from Y to Ground. But at least one of the pMOS transistors will be ON, creating a path from Y to VDD. Hence, the output Y will be high. If both inputs are high, both of the nMOS transistors will be ON and both of the pMOS transistors will be OFF. Hence, the output will be logic low. The truth table of NAND logic gate is given in below table.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Pull-Down Network</th>
<th>Pull-up Network</th>
<th>OUTPUT Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>OFF</td>
<td>ON</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>OFF</td>
<td>ON</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>OFF</td>
<td>ON</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>ON</td>
<td>OFF</td>
<td>0</td>
</tr>
</tbody>
</table>

CMOS NOR Gate

A 2-input NOR gate is shown in the figure below. The NMOS transistors are in parallel to pull the output low when either input is high. The PMOS transistors are in series to pull the output high when both inputs are low, as given in below table. The output is never left floating.
CMOS: Working, Construction and Applications

The truth table of NOR logic gate given in below table.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

**CMOS Applications**

Complementary MOS processes were widely implemented and have fundamentally replaced NMOS and bipolar processes for nearly all digital logic applications. The CMOS technology has been used for the following digital IC designs.

- Computer memories, CPUs
- Microprocessor designs
- Flash memory chip designing
- Used to design application-specific integrated circuits (ASICs)
DEPLETION-TYPE MOSFET

There are two types of FETs: JFETs and MOSFETs. MOSFET is Metal Oxide Semiconductor Field Effect Transistor. MOSFETs are of two types based on their construction and operations, namely

- Depletion type
- Enhancement type.

N Channel Depletion type MOSFET

Basic Construction

A p type of semiconductor material (Si) is used as a substrate. Usually, the substrate is internally connected to the source terminal. The drain and source terminals are connected to the n type regions through the metallic contacts. The n type regions are linked with each other by an n channel. The gate terminal is insulated from n channel by a thin SiO₂ layer.

Effect of Insulating SiO₂ layer

Due to SiO₂ layer between Gate terminal and n type channel, the input impedance of MOSFET is very high. Due to high input impedance, the gate current \( I_G = 0 \).

Fig 1

Operation of n channel Depletion MOSFET

1. Operation with \( V_{GS} = 0V \)

Fig 2 below shows that GATE, SOURCE and SUBSTRATE terminals are connected together at the ground potential. Thus, \( V_{GS} = 0V \).

A positive voltage \( V_{DS} \) is applied between drain and source. Due to the positive voltage, free electrons from the channel are attracted to the drain and drain current \( I_D \) starts flowing as shown in Fig 2. As we keep on increasing the \( V_{DS} \), the drain current increases linearly with the \( V_{DS} \), but after a certain voltage called as \textbf{Pinch Off Voltage} \( V_p \), the drain current becomes constant. The voltage after which the drain current becomes constant is called as Pinch off Voltage.
Operation with Negative $V_{GS}$.

Due to negative voltage applied between gate and source terminals, the gate will tend to repel the free electrons towards the p substrate. These electrons and holes will recombine and will reduce the number of electrons available for conduction. Thus, the drain current $I_D$ will decrease with increase in negative value of $V_{GS}$.

The higher the negative $V_{GS}$, the more is the recombination of electrons and holes & less is drain current.
MOSFET: Depletion Type

NOTE- The level of free electrons are enhance due to the application of positive gate voltage. The region of operation corresponding to the positive gate voltage is called ENHANCEMENT REGION.

p-Channel Depletion-Type MOSFET

The construction of a p-channel depletion-type MOSFET is exactly the reverse of that N channel Depletion-type MOSFET. That means, there is now an n-type substrate and a p-type channel, as shown in Fig. 5a. The terminals remain as identified, but all the voltage polarities and the current directions are reversed, as shown in the same figure. The drain characteristics would appear exactly as that for N channel Depletion-type MOSFET but with $V_{DS}$ having negative values, $I_D$ having positive values as indicated (since the defined direction is now reversed), and $V_{GS}$ having the opposite polarities as shown in Fig. 5c Shockley’s equation is still applicable and requires simply placing the correct sign for both $V_{GS}$ and $V_P$ in the equation.

![Diagram of p-channel depletion-type MOSFET]

**SYMBOLS**
ENHANCEMENT-TYPE MOSFET

Basic Construction (N channel enhancement –type MOSFET)
The basic construction of the n-channel enhancement-type MOSFET is provided in Fig.1. A slab of p-type material is formed from a silicon base and is referred to as the substrate. As with the depletion-type MOSFET, the substrate is sometimes internally connected to the source terminal, while in other cases a fourth lead is made available for external control of its potential level. The source and drain terminals are connected through metallic contacts to n-doped regions, but note in Fig.1 the absence of a channel between the two n-doped regions. This is the primary difference between the construction of depletion-type and enhancement-type MOSFETs—the absence of a channel as a constructed component of the device. The SiO$_2$ layer is still present to isolate the gate metallic platform from the region between the drain and source, but now it is simply separated from a section of the p-type material. In summary, therefore, the construction of an enhancement-type MOSFET is quite similar to that of the depletion-type MOSFET, except for the absence of a channel between the drain and source terminals.

Basic Operation
1. Operation with $V_{GS}$=0V and $V_{DS}$= positive.

If $V_{GS}$ is set at 0 V and a voltage applied between the drain and source of the device of Fig.1, the absence of an n-channel (with its generous number of free carriers) will result in a current of 0 Amperes.

2. Operation with $V_{GS}$= positive and $V_{DS}$= positive.

In Fig. 2 both $V_{DS}$ and $V_{GS}$ have been set at some positive voltage greater than 0 V, establishing the drain and gate at a positive potential with respect to the source. The positive potential at the gate will pressure the holes (since like charges repel) in the p-substrate along the edge of the SiO2 layer to leave the area and enter deeper regions of the p-substrate, as shown in the figure. The result is a depletion region near the SiO2 insulating layer void of holes. However, the electrons in the p-substrate (the minority carriers of the material) will be attracted to the positive gate and accumulate in the region near the surface of the
SiO2 layer. The SiO2 layer and its insulating qualities will prevent the negative carriers from being absorbed at the gate terminal. As $V_{GS}$ increases in magnitude, the concentration of electrons near the SiO2 surface increases until eventually the induced n-type region can support a measurable flow between drain and source.

**Fig 2**

**Threshold Voltage ($V_T$)** - The level of $V_{GS}$ at which the channel begins to conduct is called the Threshold Voltage, $V_T$. Since the channel is nonexistent with $V_{GS} = 0$ V and “enhanced” by the application of a positive gate-to-source voltage, this type of MOSFET is called an enhancement-type MOSFET.

As $V_{GS}$ is increased beyond the threshold level, the density of free carriers in the induced channel will increase, resulting in an increased level of drain current. However, if we hold $V_{GS}$ constant and increase the level of $V_{DS}$, the following conditions results.

1. **If** $V_{GS} - V_{DS} > V_T$, the n channel MOSFET will work in Linear Region, and the drain current $I_D$ will increase linearly with increase in drain voltage $V_{DS}$.

2. **If** $V_{GS} - V_{DS} = V_T$, the gate will become less and less positive with respect to drain. Thus, the number of electrons near to the drain terminal also reduces and channel will be become PINCHED OFF at the drain terminal. (Fig 3)

3. **If** $V_{GS} - V_{DS} > V_T$, the n channel MOSFET will enter into SATURATION. Now, the drain current will not increase, even if we increase VDS further.
MOSFET: Enhancement Type

Fig 3

Fig 4 Drain Characteristics

Fig 5 Transfer Characteristics of n channel Enhancement MOSFET
MOSFET: Enhancement Type

For levels of $V_{GS} > V_T$, the drain current is related to the applied gate-to-source voltage by the following nonlinear relationship:

$$I_D = k(V_{GS} - V_T)^2$$

The $k$ term is a constant that is a function of the construction of the device.

**P Channel Enhancement type MOSFET**

- Structure of $p$ channel device
  - The substrate is $n$ type and the inversion layer is $p$ type.
  - Carrier is hole.
  - Threshold voltage is negative.
  - All the voltages and currents are opposite to the ones of $n$ channel device.
  - Physical operation is similar to that of $n$ channel device.

![P channel Enhancement MOSFET construction, Drain Characteristics and Transfer characteristics.](image)

Fig 4: P channel Enhancement MOSFET construction, Drain Characteristics and Transfer characteristics.
Transistor Configurations
Depending on which terminal is made common to input and output port, there are 3 possible configurations of the transistor.
1. Common Base Configuration
2. Common Emitter Configuration
3. Common Collector Configuration

Common Base Configuration
The common-base Configuration, the base is common to both the input and output sides of the configuration. The fig 7 shows p-n-p and n-p-n transistor in Common base mode.

![Fig 7: The Common Base Configuration](image)

The Input Characteristics (For n-p-n Common Base Transistor)

The Input Characteristics is graph between input current versus input voltage. The input characteristics relate the input current ($I_E$) to an input voltage ($V_{BE}$) for various levels of output voltage ($V_{CB}$). They are similar to the v-I characteristics of forward biased p-n junction diode.

![Fig 8: The Input Characteristics for n-p-n common base Transistor](image)
The output characteristics are a graph between output current and output voltage. The output characteristics relate the output current ($I_C$) to an output voltage ($V_{CB}$) for various levels of input current ($I_E$).

The figure 9 above, shows three regions:

(a) **Active Region** - In active region the Emitter Base junction is forward biased and Collector base junction is Reverse Biased. By biasing the transistor in this region, we can operate it as **Amplifier**.

(b) **Saturation Region** - In Saturation region the Emitter Base junction is forward biased and Collector base junction is Forward Biased. By biasing the transistor in this region, we can operate it as a **Closed Switch**.

(c) **Cutoff Region** - In Cutoff region the Emitter Base junction is Reverse biased and Collector base junction is Reverse Biased. By biasing the transistor in this region, we can be operate it as an **Open Switch**.
Input and output characteristics for p-n-p Common Base Transistor

![P-n-p Common Base Transistor Diagram]

- $I_E$ vs $V_{EB}$
  - $V_{BC} = 20V$
  - $V_{BC} = 10V$
  - $V_{BC} = 1V$

- $I_C$ vs $V_{BC}$
  - Active region (unshaded area)
  - Cutoff region
  - $I_E = 1 mA$

MMIT, Hathras
Manish Sharma
Transistor Configurations: Common Collector

**CC configuration**

![CC configuration diagram]

**Fig 1: CC configuration**

In this configuration the input is connected between the base and collector while the output is taken between emitter and collector.

Here $I_B$ is the input current and $I_E$ is the output current.

**Current relations**

1. Current amplification factor ($\gamma$)
2. Relationship between $\alpha$, $\beta$ and $\gamma$

\[
\gamma = \frac{I_E}{I_B}
\]

\[
\gamma = \frac{I_B + I_C}{I_B}
\]

divide both Numerator and denominator by $I_B$

\[
\gamma = \frac{1 + \frac{I_C}{I_B}}{1}
\]
Transistor Configurations: Common Collector

\[ \gamma = 1 + \beta \quad \text{(} \beta = \frac{I_C}{I_B}\text{)} \]

\[ \gamma = 1 + \frac{\alpha}{1 - \alpha} \]

\[ \gamma = \frac{1}{1 - \alpha} \]

**Derivation of total output current** \( I_E \)

We know that \( I_C = \alpha I_E + I_{CBO} \)

\[ I_E = I_B + I_C \]
\[ I_E = I_B + \alpha I_E + I_{CBO} \]
\[ I_E(1-\alpha) = I_B + I_{CBO} \]
\[ I_E = \frac{I_B}{1-\alpha} + \frac{I_{CBO}}{1-\alpha} \]
\[ I_E = \gamma I_B + \gamma I_{CBO} \]

\[ I_E = \gamma (I_B + I_{CBO}) \]

**3.5 Comparison between CB, CC and CE configuration**

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>CB</th>
<th>CE</th>
<th>CC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Input resistance ((R_i))</td>
<td>low</td>
<td>low</td>
<td>high</td>
</tr>
<tr>
<td>2. Output resistance ((R_o))</td>
<td>high</td>
<td>high</td>
<td>low</td>
</tr>
<tr>
<td>3. Current amplification factor</td>
<td>(\alpha = \frac{\beta}{1 + \beta})</td>
<td>(\beta = \frac{\alpha}{1 - \alpha})</td>
<td>(\gamma = \frac{1}{1 - \alpha})</td>
</tr>
</tbody>
</table>
### Transistor Configurations: Common Collector

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4. Total output current</td>
<td>$I_C = \alpha I_E + I_{CBO}$</td>
<td>$I_C = \beta I_B + (1 + \beta)I_{CBO}$</td>
</tr>
<tr>
<td>5. Phase relationship between input and output</td>
<td>In-phase</td>
<td>Out-of phase</td>
</tr>
<tr>
<td></td>
<td>For high frequency applications</td>
<td>For audio frequency applications</td>
</tr>
<tr>
<td>6. Applications</td>
<td>Less than unity</td>
<td>Greater than unity</td>
</tr>
<tr>
<td>7. Current gain</td>
<td>Very high</td>
<td>Grater than unity</td>
</tr>
<tr>
<td>8. Voltage gain</td>
<td></td>
<td>Less than unity</td>
</tr>
</tbody>
</table>

In-phase

For high frequency applications

Less than unity

Very high

Out-of phase

For audio frequency applications

Greater than unity

Grater than unity

Less than unity
Common Emitter Configuration
The Emitter is a common terminal between input and output. Here, the input is applied at base and output is taken at the collector.

![Fig 10](image)

The Input and Output characteristics (For Common Emitter n-p-n Transistor)
The input characteristics are a plot of the input current ($I_B$) versus the input voltage ($V_{BE}$) for a range of values of output voltage ($V_{CE}$) as shown in fig 11.

![Fig 11](image)

For the common-emitter configuration the output characteristics are a plot of the output current ($I_C$) versus output voltage ($V_{CE}$) for a range of values of input current ($I_B$).

As shown in fig 12, for a fixed value of $I_B$, as we increase the $V_{CE}$, the collector current increases. The Region to the right of $V_{CE(sat)}$ is called saturation region. In this region, both the Emitter Base and Collector Base junctions are Forward Biased.
Transistor Configurations: Common Emitter

![Graph showing output characteristics of n-p-n Transistor in CE Configuration]

Fig 12 The output Characteristics of n-p-n Transistor in CE Configuration.

We know,

\[ I_E = I_B + I_C \]

Alpha D.C \((\alpha_{dc}) = I_C/I_E\), where \(I_C\) is \(I_{C\text{majority}}\)

Beta D.C \((\beta_{dc}) = I_C/I_B\)

\(I_C = I_{C\text{majority}} + I_{CO}\)

Replace \(I_{C\text{majority}}\) with \(\alpha I_E\)

We get

\[ I_C = \alpha I_E + I_{CBO} \]

\[ I_C = \alpha(I_C + I_B) + I_{CBO} \]

\[ I_C = \frac{\alpha I_B}{1 - \alpha} + \frac{I_{CBO}}{1 - \alpha} \]

If \(I_B = 0\), then \(I_C\) is

\[ I_C = \frac{I_{CBO}}{1 - \alpha} \]

Thus, we call

\[ \frac{I_{CBO}}{1 - \alpha} \]

As \(I_{CEO}\) i.e, Collector to Emitter Current with base open circuited.

Hence \(I_C = \{\alpha I_B / (1-\alpha)\} + I_{CEO}\)
Transistor Configurations: Common Emitter

The Input and Output characteristics (For Common Emitter p-n-p Transistor)

The input characteristics are same as that for n-p-n transistor, but here $V_{BE}$ is replaced by $V_{EB}$ and $V_{CE}$ is replaced by $V_{EC}$.

In output characteristics, the $V_{CE}$ is replaced by $V_{EC}$.

Relation between $\alpha$ and $\beta$

We know

\[ I_E = I_C + I_B \]
\[ I_C = \frac{I_C}{\alpha} = I_C + \frac{I_C}{\beta} \]
\[ \frac{1}{\alpha} = 1 + \frac{1}{\beta} \]
\[ \beta = \alpha \beta + \alpha = (\beta + 1)\alpha \]
\[ \alpha = \frac{\beta}{\beta + 1} \]
\[ \beta = \frac{\alpha}{1 - \alpha} \]

Relation between $I_{CBO}$ and $I_{CEO}$

We know

\[ I_{CEO} = \frac{I_{CBO}}{1 - \alpha} \]
\[ \frac{1}{1 - \alpha} = \beta + 1 \]
\[ I_{CEO} = (\beta + 1)I_{CBO} \]
\[ I_{CEO} \approx \beta I_{CBO} \]
Transistor operation in Active Region (n-p-n)

BE junction is reverse biased
CB junction is forward biased
RE and RC are current limiting
resistors.

* For BE junction forward biased, polarities mentioned are correct. For DE junction, current flows from the emitter to the collector.
* CB junction is forward biased, polarities mentioned are correct. For DE junction, current flows from the collector to the emitter.

Operation:

1. 

2. 

3. 

Note: - Current in direction of flow of electron from base to collector is known as Conventional current, whereas flow of positive charge is known as Physical current. Both are equal in magnitude.
Operation of p-n-p Transistor in the Active Region

- p-n-p Transistor बिन्दुभाग p-n-p transistor की रूप बदलती है।
- केबल के अन्तर्गत यह है उन के ग्राम मैंने चार्ज क्वार्टियर टॉल सतह होती है।
- एमिटर के होल्स इमिट होते हैं। भरोसे, एमिटर p-लाइप बनता है। एमिटर के निकट होल्स एंड जैक्से (वॉल्ट्स फॉरवार्ड ब्लेड) के क्रॉस बर n-लाइप बेस से पाए जाते हैं।
- दो दोप प्लांट वाले बेस से हार्दिक का शंकुध के लिए इलेक्ट्रॉन होते हैं। जो, एमिटर से अग्रवाल होके अंकों के लिए रीकॉम्बिनेशन करते हैं, जिससे अनुभव के बर n-लाइप बेस के लिए प्रभाव है।
- अतः 2% के Total होल्स नेस्के होल्स एंड एक्टर से रीकॉम्बिनेशन होता है और 98% जो एमिटर में, सादृश्य होल्स एंड कलेक्टर से होते हैं। व्होल्ट्स के -ve terminal में पहुंचते हैं (जिसका अर्थ वह लेखन के कलेक्टर अनुभव है)।

\[ I_E = I_c + I_B \]

* दृश्य से इलेक्ट्रॉन की दिशा पर वाकर नुकसान (एन चार्ज) की दिशा में निर्दार करती है। यह कॊन्वेंशनल क्रिएज (अवस्थित क्रिएज) की दिशा है।

Reverse Saturation Current (Iceo) in a Transistor:

Iceo (Reverse Saturation Current) एक क्रिएज है।

जो कलेक्टर जुंक्शन से बहती है उनके एमिटर जूलियन, जो एमिटर एंड बेस खुली होने के बाद, खुली होती है।

- Iceo किसी भी एमिटर की दिशा में बहती है। तापमान अधिक प्रवाह

Iceo का मान बहता जाता है। Iceo के कलेक्टर का जूलियन Base Leakage Current खुली होती है।

- p-n-p के अग्रवाल किसी भी एमिटर की दिशा में, n-type base के होल्स इमिट होते हैं और वह n-type base के p-लाइप कलेक्टर के लिए भाग होता है।

Collector Current (Total) \[ I_c = I_c \text{ (holes)} + I_{co} \text{ (electrons)} \]

\[ I_c = I_{co} \text{ (electrons)} + I_B \text{ (majorly)} \]